Features

- Utilizes the ARM7TDMI[™] ARM Thumb Processor Core
 - High-performance 32-bit RISC Architecture
 - High-density 16-bit Instruction Set
 - Leader in MIPS/Watt
 - Embedded ICE (In-circuit Emulation)
- 2K Bytes Internal RAM
- Fully-programmable External Bus Interface (EBI)
 - Maximum External Address Space of 64M Bytes
 - Up to 8 Chip Selects
 - Software Programmable 8/16-bit External Data Bus
- Multi-processor Interface (MPI)
 - High-performance External Processor Interface
 - 512 x 16-bit Dual-port RAM
- 8-channel Peripheral Data Controller
- 8-level Priority, Individually Maskable, Vectored Interrupt Controller
 - 5 External Interrupts, Including a High-priority, Low-latency Interrupt Request
- 58 Programmable I/O Lines
- 6-channel 16-bit Timer/Counter
 - 6 External Clock Inputs
 - 2 Multi-purpose I/O Pins per Channel
- 3 USARTs
 - 2 Dedicated Peripheral Data Controller (PDC) Channels per USART
 - Support for Up to 9-bit Data Transfers
- Master/Slave SPI Interface
 - 2 Dedicated Peripheral Data Controller (PDC) Channels
 - 8- to 16-bit Programmable Data Length
 - 4 External Slave Chip Selects
- Programmable Watchdog Timer
- Power Management Controller (PMC)
 - CPU and Peripherals Can Be Deactivated Individually
- IEEE 1149.1 JTAG Boundary-scan on All Active Pins
- Fully Static Operation: 0 Hz to 25 MHz (12 MHz at 1.8V)
- 1.8V to 3.6V Core Operating Voltage Range
- 2.7V to 5.5V I/O Operating Voltage Range
- -40°C to +85°C Operating Temperature Range
- Available in a 176-lead TQFP Package

Description

The AT91M63200 is a member of the Atmel AT91 16/32-bit microcontroller family which is based on the ARM7TDMI processor core.

This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications. The AT91 ARM-based MCU family also features Atmel's high-density, in-system programmable, nonvolatile memory technology.

The AT91M63200 has a direct connection to off-chip memory, including Flash, through the External Bus Interface.

The Multi-processor Interface (MPI) provides a high-performance interface with an external coprocessor or a high bandwidth peripheral.

The AT91M63200 is manufactured using the Atmel high-density CMOS technology. By combining the ARM7TDMI microcontroller core with on-chip SRAM, a multi-processor interface and a wide range of peripheral functions on a monolithic chip, the AT91M63200 provides a highly-flexible and cost-effective solution to many compute-intensive multi-processor applications.



AT91 ARM[®] Thumb[®] Microcontrollers

AT91M63200 Summary







Pin Configuration

	-					
Pin	AT91M63200					
1	GND					
2	GND					
3	NCS0					
4	NCS1					
5	NCS2					
6	NCS3					
7	NLB/A0					
8	A1					
9	A2					
10	A3					
11	A4					
12	A5					
13	A6					
14	A7					
15	VDDIO					
16	GND					
17	A8					
18	A9					
19	A10					
20	A11					
21	A12					
22	A13					
23	A14					
24	A15					
25	A16					
26	A17					
27	A18					
28	A19					
29	VDDIO					
30	GND					
31	A20/CS7					
32	A21/CS6					
33	A22/CS5					
34	A23/CS4					
35	D0					
36	D1					
37	D2					
38	D3					
39	D4					
40	D5					
41	D6					
42	D7					
43	VDDCORE					
44	VDDIO					

Pin	AT91M63200			
45	GND			
46	GND			
47	D8			
48	D9			
49	D10			
50	D11			
51	D12			
52	D13			
53	D14			
54	D15			
55	PB19/TCLK0			
56	PB20/TIOA0			
57	PB21/TIOB0			
58	PB22/TCLK1			
59	VDDIO			
60	GND			
61	PB23/TIOA1			
62	PB24/TIOB1			
63	PB25/TCLK2			
64	PB26/TIOA2			
65	PB27/TIOB2			
66	PA0/TCLK3			
67	PA1/TIOA3			
68	PA2/TIOB3			
69	PA3/TCLK4			
70	PA4/TIOA4			
71	PA5/TIOB4			
72	PA6/TCLK5			
73	VDDIO			
74	GND			
75	PA7/TIOA5			
76	PA8/TIOB5			
77	PA9/IRQ0			
78	PA10/IRQ1			
79	PA11/IRQ2			
80	PA12/IRQ3			
81	PA13/FIQ			
82	PA14/SCK0			
83	PA15/TXD0			
84	PA16/RXD0			
85	PA17/SCK1			
86	PA18/TXD1/NTRI			
87	VDDCORE			
88	VDDIO			

Pin	AT91M63200					
89	GND					
90	GND					
91	PA19 / RXD1					
92	PA20 / SCK2					
93	PA21 / TXD2					
94	PA22 / RXD2					
95	PA23 / SPCK					
96	PA24/MISO					
97	PA25/MOSI					
98	PA26/NPCS0/NSS					
99	PA27/NPCS1					
100	PA28/NPCS2					
101	PA29/NPCS3					
102	MPI_A1					
103	VDDIO					
104	GND					
105	MPI_A2					
106	MPI_A3					
107	MPI_A4					
108	MPI_A5					
109	MPI_A6					
110	MPI_A7					
111	MPI_A8					
112	MPI_A9					
113	MPI_NCS					
114	MPI_RNW					
115	MPI_BR					
116	MPI_BG					
117	VDDIO					
118	GND					
119	MPI_D0					
120	MPI_D1					
121	MPI_D2					
122	MPI_D3					
123	MPI_D4					
124	MPI_D5					
125	MPI_D6					
126	MPI_D7					
127	MPI_D8					
128	MPI_D9					
129	MPI_D10					
130	MPI_D11					
131	VDDCORE					
132	VDDIO					

Pin	AT91M63200				
133	GND				
134	GND				
135	MPI_D12				
136	MPI_D13				
137	MPI_D14				
138	MPI_D15				
139	PB0/MPI_NOE				
140	PB1/MPI_NLB				
141	PB2/MPI_NUB				
142	PB3				
143	PB4				
144	PB5				
145	PB6				
146	PB7				
147	VDDIO				
148	GND				
149	PB8				
150	PB9				
151	PB10				
152	PB11				
153	PB12				
154	PB13				
155	PB14				
156	PB15				
157	PB16				
158	PB17/MCKO				
159	NWDOVF				
160	MCKI				
161	VDDIO				
162	GND				
163	PB18/BMS				
164	JTAGSEL				
165	TMS				
166	TDI				
167	TDO				
168	TCK				
169	NTRST				
170	NRST				
171	NWAIT				
172	NOE/NRD				
173	NWE/NWR0				
174	NUB/NWR1				
175	VDDCORE				
176	VDDIO				

Pin Description

Module	Name	Function	Function Type			
	A0 - A23	Address Bus	Output	_	All valid after reset	
	D0 - D15	Data Bus	I/O	_		
	CS4 - CS7	Chip Select	Output	High	A23 - A20 after reset	
	NCS0 - NCS3	Chip Select	Output	Low		
	NWR0	Lower Byte 0 Write Signal	Output	Low	Used in Byte Write option	
	NWR1	Lower Byte 1 Write Signal	Output	Low	Used in Byte Write option	
EBI	NRD	Read Signal	Output	Low	Used in Byte Write option	
	NWE	Write Enable	Output	Low	Used in Byte Select option	
	NOE	Output Enable	Output	Low	Used in Byte Select option	
	NUB	Upper Byte Select (16-bit SRAM)	Output	Low	Used in Byte Select option	
	NLB	Lower Byte Select (16-bit SRAM)	Output	Low	Used in Byte Select option	
	NWAIT	Wait Input	Input	Low		
	BMS	Boot Mode Select	Input	_	Sampled during reset	
	MPI_NCS	Chip Select	Input	Low	-	
	MPI_RNW	Read Not Write Signal	Input	_		
	MPI_BR	Bus Request From External Processor	Input	High		
MPI	MPI_BG	Bus Grant To External Processor	Output	High		
	MPI_NOE	Output Enable	Input	Low		
	MPI_NLB	Lower Byte Select	Input	Low		
	MPI_NUB	Upper Byte Select	Input	Low		
	MPI_A1 - MPI_A9	Address Bus	Input	_		
	MPI_D0 - MPI_D15	Data Bus	I/O	_		
410	IRQ0 - IRQ3	External Interrupt Request	Input	_	PIO-controlled after reset	
AIC	FIQ	Fast External Interrupt Request	Input	_	PIO-controlled after reset	
	TCLK0 - TCLK5	Timer External Clock	Input	_	PIO-controlled after reset	
Timer	TIOA0 - TIOA5	Multipurpose Timer I/O Pin A	I/O	_	PIO-controlled after reset	
	TIOB0 - TIOB5	Multipurpose Timer I/O Pin B	I/O	_	PIO-controlled after reset	
	SCK0 - SCK2	External Serial Clock	I/O	_	PIO-controlled after reset	
USART	TXD0 - TXD2	Transmit Data Output	Output	_	PIO-controlled after reset	
	RXD0 - RXD2	Receive Data Input	Input	_	PIO-controlled after reset	
	SPCK	SPI Clock	I/O	_	PIO-controlled after reset	
	MISO	Master In Slave Out	I/O	_	PIO-controlled after reset	
SPI	MOSI	Master Out Slave In	I/O	_	PIO-controlled after reset	
	NSS	Slave Select	Input	Low	PIO-controlled after reset	
	NPCS0 - NPCS3	Peripheral Chip Select	Output	Low	PIO-controlled after reset	
DIC	PA0 - PA29	Programmable I/O Port A	I/O	_	Input after reset	
PIO	PB0 - PB27	Programmable I/O Port B	I/O	_	Input after reset	
WD	NWDOVF	Watchdog Timer Overflow	Output	Low	Open-drain	
01 1	MCKI	Master Clock Input	Input	_	Schmitt trigger	
Clock	MCKO	Master Clock Output	Output	_		
Reset	NRST	Hardware Reset Input	Input	Low	Schmitt trigger, internal pull-up	







Pin Description (Continued)

Module	Name	Function	Туре	Active Level	Comments
	JTAGSEL	Selects between JTAG and ICE Mode	Input	_	High enables IEEE 1149.1 JTAG Boundary-scan Low enables ARM Standard ICE debug
JTAG/ICE	TMS	TMS Test Mode Select		_	Schmitt trigger, internal pull-up
	TDI	Test Data In	Input	_	Schmitt trigger, internal pull-up
	TDO	Test Data Out	Output	_	
	TCK	Test Clock	Input	_	Schmitt trigger, internal pull-up
	NTRST	Test Reset Input	Input	Low	Schmitt trigger, internal pull-up
	VDDIO I/O Power		Power	-	3V or 5V nominal supply
Power	VDDCORE	Core Power	Power	-	2.0V or 3V nominal supply
	GND	Ground	Ground	-	
Emulation	NTRI	Tri-state Mode Enable	Input	Low	Sampled during reset

Figure 1. Pin Configuration (Top View)



Block Diagram







Architectural Overview

The AT91M63200 architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). The ASB is designed for maximum performance. It interfaces the processor with the on-chip 32-bit memories and the external memories and devices by means of the External Bus Interface (EBI). The APB is designed for accesses to on-chip peripherals and is optimized for low power consumption. The AMBA™ Bridge provides an interface between the ASB and the APB.

An on-chip Peripheral Data Controller (PDC) transfers data between the on-chip USARTs/SPI and the on- and off-chip memories without processor intervention. Most importantly, the PDC removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64K contiguous bytes without reprogramming the starting address. As a result, the performance of the microcontroller is increased and the power consumption reduced.

The AT91M63200 peripherals are designed to be easily programmable with a minimum number of instructions. Each peripheral has a 16-Kbyte address space allocated in the upper 3M bytes of the 4-Gbyte address space. Except for the interrupt controller, the peripheral base address is the lowest address of its memory space. The peripheral register set is composed of control, mode, data, status and interrupt registers.

To maximize the efficiency of bit manipulation, frequently written registers are mapped into three memory locations. The first address is used to set the individual register bits, the second resets the bits and the third address reads the value stored in the register. A bit can be set or reset by writing a one to the corresponding position at the appropriate address. Writing a zero has no effect. Individual bits can thus be modified without having to use costly read-modify-write and complex bit manipulation instructions.

All of the external signals of the on-chip peripherals are under the control of the Parallel I/O Controller. The PIO Controller can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. After reset, the user must carefully program the PIO Controller in order to define which peripheral signals are connected with off-chip logic.

The ARM7TDMI processor operates in little-endian mode in the AT91M63200 microcontroller. The processor's internal architecture and the ARM and Thumb instruction sets are described in the ARM7TDMI datasheet. The memory map and the on-chip peripherals are described in detail in the AT91M63200 datasheet. Electrical and mechanical characteristics are documented in the AT91M63200 Electrical Characteristics datasheet.

The ARM Standard In-circuit-Emulation debug interface is supported via the ICE port of the AT91M63200 via the JTAG/ICE port when JTAGSEL is low. IEEE JTAG Boundary-scan is supported via the JTAG/ICE port when JTAGSEL is high.

PDC: Peripheral Data Controller

The AT91M63200 has an 8-channel PDC dedicated to the three on-chip USARTs and to the SPI. One PDC channel is connected to the receiving channel and one to the transmitting channel of each peripheral.

The user interface of a PDC channel is integrated in the memory space of each USART channel and in the memory space of the SPI. It contains a 32-bit address pointer register and a 16-bit count register. When the programmed data is transferred, an end-of-transfer interrupt is generated by the corresponding peripheral. See the USART section and the SPI section for more details on PDC operation and programming.

Power Supplies

The AT91M63200 has two kinds of power supply pins:

- VDDCORE pins, which power the chip core
- · VDDIO pins, which power the I/O lines

This allows core power consumption to be reduced by supplying it with a lower voltage than the I/O lines. The VDDCORE pins must never be powered at a voltage greater than the supply voltage applied to the VDDIO pins.

Typical supported voltage combinations are shown in the following table:

Pins	Typical Supply Voltages							
VDDCORE	3.0V or 3.3V 3.0V or 3.3V 2.0V							
VDDIO	5.0V	3.0V or 3.3V	3.0V or 3.3V					

EBI: External Bus Interface

The EBI generates the signals that control the access to the external memory or peripheral devices. The EBI is fully programmable and can address up to 64M bytes. It has eight chip selects and a 24-bit address bus, the upper four bits of which are multiplexed with a chip select.

The 16-bit data bus can be configured to interface with 8or 16-bit external devices. Separate read and write control signals allow for direct memory and peripheral interfacing.

The EBI supports different access protocols, allowing single clock cycle memory accesses.

The main features are:

- External memory mapping
- Up to 8 chip select lines
- 8- or 16-bit data bus
- · Byte write or byte select lines
- Remap of boot memory
- · Two different read protocols
- · Programmable wait state generation
- External wait request
- · Programmable data float time

MPI: Multi-processor Interface

The AT91M63200 features a second bus interface that is dedicated to parallel data exchange with an external processing device. The MPI features a 1-Kbyte dual-port RAM memory and memory access arbitration logic. The ARM processor core and the external processor can both read and write to the dual-port RAM memory.

AIC: Advanced Interrupt Controller

The AT91M63200 has an 8-level priority, individually maskable, vectored interrupt controller. This feature substantially reduces the software and real-time overhead in handling internal and external interrupts.

The interrupt controller is connected to the NFIQ (fast interrupt request) and the NIRQ (standard interrupt request) inputs of the ARM7TDMI processor. The processor's NFIQ line can only be asserted by the external fast interrupt request input: FIQ. The NIRQ line can be asserted by the interrupts generated by the on-chip peripherals and the external interrupt request lines: IRQ0 to IRQ3.

An 8-level priority encoder allows the customer to define the priority between the different NIRQ interrupt sources. Internal sources are programmed to be level sensitive or edge triggered. External sources can be programmed to be positive or negative edge triggered or high- or low-level sensitive.

PIO: Parallel I/O Controller

The AT91M63200 features 58 programmable I/O lines. 14 pins on the AT91M63200 are dedicated as general-purpose I/O pins. Other I/O lines are multiplexed with on-chip peripheral I/O signals in order to optimize the use of available package pins. The I/O lines are controlled by two separate and identical PIO controllers (PIOA and PIOB). Each PIO controller also provides an internal interrupt signal to the Advanced Interrupt Controller (AIC).

USART: Universal Synchronous/Asynchronous Receiver/Transmitter

The AT91M63200 provides three identical, full-duplex, universal synchronous/asynchronous receiver/transmitters that interface to the APB and are connected to the Peripheral Data Controller.

The main features are:

- · Programmable baud rate generator
- · Parity, framing and overrun error detection
- Line break generation and detection
- Automatic echo, local loopback and remote loopback channel modes
- Multi-drop mode: address detection and generation
- Interrupt generation
- Two dedicated peripheral data controller channels
- 5-, 6-, 7-, 8- and 9-bit character length

SPI: Serial Peripheral Interface

The AT91M63200 features an SPI, which provides communication with external devices in master or slave mode.

The SPI has four external chip selects that can be connected to up to 15 devices. The data length is programmable, from 8- to 16-bit.

As for the USART, a 2-channel PDC is used to move data directly between memory and the SPI without CPU intervention for maximum real-time processing throughput.





TC: Timer/Counter

The AT91M63200 features two identical Timer/Counter blocks, each containing three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions, including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulsewidth modulation.

Each Timer/Counter channel has three external clock inputs, five internal clock inputs, and two multi-purpose input/output signals that can be configured by the user. Each channel drives an internal interrupt signal that can be programmed to generate processor interrupts via the Advanced Interrupt Controller (AIC).

Each Timer Counter block features two global registers that act upon all three TC channels. The Block Control Register allows the three channels to be started simultaneously with the same instruction. The Block Mode Register defines the external clock inputs for each Timer/Counter channel, allowing them to be chained.

WD: Watchdog Timer

The AT91M63200 features an internal watchdog timer, which can be used to guard against system lock-up if the software becomes trapped in a deadlock.

PMC: Power Management Controller

The Power Management Controller allows optimization of power consumption. The PMC enables/disables the clock inputs to most of the peripherals as well as to the ARM processor core.

When the ARM core clock is disabled, the current instruction is processed before the clock is stopped. The clock can be re-enabled by any enabled interrupt or by a hardware reset.

When a peripheral clock is disabled, the clock is immediately stopped. When the clock is re-enabled, the peripheral resumes action where it left off.

Due to the static nature of the design, the contents of the on-chip RAM and registers for which the clocks are disabled remain unchanged.

SF: Special Function

The AT91M63200 provides registers that implement the following special functions:

- · Chip identification
- · RESET status

Ordering Information

Max Speed (MHz)	Operating Power Supply Range	Ordering Code	RAM (Bytes)	Package	Operating Temperature Range
25	2.7V to 3.6V (Core) 2.7V to 5.5V (I/Os)	AT91M63200-25AI	OK	TOFD 170	Industrial (-40°C to 85°C)
12	1.8V to 3.6V (Core) 2.7V to 3.6V (I/Os)	AT91M63200-12AI-1.8	- 2K	TQFP 176	Industrial (-40°C to 85°C)





Package Outline TQFP 176


Common Dimensions (mm)

Symbol	Min	Nom	Max			
С	0.09		0.2			
c1	0.09		0.16			
L	0.45	0.6	0.75			
L1		1.00 REF				
R2	0.08		0.2			
R1	0.08					
S	0.2					
q	0°	3.5°	7°			
θ1	0°					
θ2	11°	12°	13°			
θ3	11°	12°	13°			
А			1.6			
A1	0.05		0.15			
A2	1.35	1.4	1.45			
Tolerances of form and position						
aaa		0.2	_			
bbb		0.2				

Lead Count Dimensions

Pin	D/E	D1/E1	b			b1					
Count	BSC	BSC	Min	Nom	Max	Min	Nom	Max	e BSC	ccc	ddd
176	26.0	24.0	0.17	0.22	0.27	0.17	0.2	0.23	0.50	0.10	0.08

Package Drawing







Atmel Headquarters

Corporate Headquarters 2325 Orchard Parkway San Jose, CA 95131 TEL (408) 441-0311 FAX (408) 487-2600

Europe

Atmel U.K., Ltd.
Coliseum Business Centre
Riverside Way
Camberley, Surrey GU15 3YL
England
TEL (44) 1276-686-677
FAX (44) 1276-686-697

Asia

Atmel Asia, Ltd. Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369

Iapan

Atmel Japan K.K. 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581

Atmel Operations

Atmel Colorado Springs 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL (719) 576-3300 FAX (719) 540-1759

Atmel Rousset

Zone Industrielle 13106 Rousset Cedex France TEL (33) 4-4253-6000 FAX (33) 4-4253-6001

> Fax-on-Demand North America: 1-(800) 292-8635 International: 1-(408) 441-0732

e-mail literature@atmel.com

Web Site http://www.atmel.com

BBS 1-(408) 436-4309



© Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Marks bearing $^{\otimes}$ and/or $^{\top}$ are registered trademarks and trademarks of Atmel Corporation. Terms and product names in this document may be trademarks of others.

