# life.augmented

I<sup>2</sup>PAKFP (TO-281)

Figure 1: Internal schematic diagram

S(3)

## STFI15N95K5

## N-channel 950 V, 0.41 Ω typ., 12 A MDmesh<sup>™</sup> K5 Power MOSFET in a I<sup>2</sup>PAKFP package

Datasheet - production data



Order code	VDS	RDS(on) max.	ID	Ptot
STFI15N95K5	950 V	0.50 Ω	12 A	30 W

- Fully insulated and low profile package with increased creepage path from pin to heatsink plate
- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

## **Applications**

• Switching applications

## Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

Order code Marking		Package	Packing
STFI15N95K5	15N95K5	I²PAKFP (TO-281)	Tube

G(1)

DocID029528 Rev 1

This is information on a product in full production.

AM15572v1\_no\_tab

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	
	4.1	I2PAKFP (TO-281) package information	10
5	Revisio	n history	12



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID <sup>(1)</sup>	Drain current (continuous) at $T_C$ = 25 °C	12	А
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at Tc = 100 °C	7.6	А
I <sub>DM</sub> <sup>(2)</sup>	Drain current pulsed	48	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	30	W
ESD	Gate-source human body model (R= 1,5 k $\Omega$ , C = 100 pF)	2	kV
V <sub>ISO</sub>	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T_c=25 $^\circ\text{C})$	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	N//
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to 150	ാം
T <sub>stg</sub>	Storage temperature range	- 55 10 150	

#### Notes:

<sup>(1)</sup>Limited by maximum junction temperature.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$  width limited by safe operating area.

 $^{(3)}I_{SD} \leq$  12 A, di/dt  $\leq$  100 A/µs, V\_DS (peak)  $\leq$  V\_(BR)DSS

 $^{(4)}\mathsf{V}_{\mathsf{DS}} \leq 760 \; \mathsf{V}$ 

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	62.5	°C/W

#### Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar	Avalanche current, repetitive or not repetitive (pulse width limited by $T_{jmax}$ )	4	А
Eas	Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	124	mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V(BR)DSS	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	950			V		
IDSS Zero gate voltage drain cur		$V_{DS} = 950 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA		
	Zero gate voltage drain current	$V_{DS} = 950 \text{ V}, V_{GS} = 0 \text{ V}$ Tc = 125 °C <sup>(1)</sup>			50	μA		
I <sub>GSS</sub>	Gate body leakage current	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±10	μA		
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{\text{DS}} = V_{\text{GS}},  I_{\text{D}} = 100 \; \mu A$	3	4	5	V		
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}=10~V,~I_D=6~A$		0.41	0.50	Ω		

#### Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	855	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	65	-	pF
Crss	Reverse transfer capacitance	V 66 = 0 V	-	1	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related	$V_{GS} = 0 V, V_{DS} = 0 \text{ to } 760 V$	-	104	-	pF
$C_{o(er)}^{(2)}$	Equivalent capacitance energy related	$v_{\rm GS} = 0.0, v_{\rm DS} = 0.10760$		38	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz open drain	-	6	-	Ω
Qg	Total gate charge	$V_{DD} = 760 \text{ V}, \text{ I}_{D} = 12 \text{ A}$	-	30	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	5	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 16: "Test circuit for gate charge behavior")	-	22	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}$  Time related is defined as a constant equivalent capacitance giving the same charging time as  $C_{\text{oss}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ 

 $^{(2)}\mathsf{E}\mathsf{nergy}$  related is defined as a constant equivalent capacitance giving the same stored energy as  $C_{\text{OSS}}$  when  $V_{\text{DS}}$  increases from 0 to 80%  $V_{\text{DSS}}$ 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}$ = 475 V, $I_D$ = 6 A, $R_G$ = 4.7 $\Omega$	-	23	-	ns		
tr	Rise time	V <sub>GS</sub> = 10 V	-	20	-	ns		
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 15: "Test circuit for resistive load switching times"	-	62	-	ns		
t <sub>f</sub>	Fall time	and Figure 18: "Unclamped inductive load test circuit")	-	11	-	ns		

Table 7: Switching times

DocID029528 Rev 1



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Isd	Source-drain current		-		12	А		
Isdm	Source-drain current (pulsed)		-		48	А		
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	$I_{SD} = 12 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.5	V		
trr	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/µs,	-	444		ns		
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V	-	7		μC		
Irrm	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	32		A		
trr	Reverse recovery time	I <sub>SD</sub> = 12 A, di/dt = 100 A/µs,	-	630		ns		
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C	-	9.2		μC		
Irrm	Reverse recovery current	(see Figure 17: "Test circuit for inductive load switching and diode recovery times")	-	29		A		

Table	8:	Source-drain diode	

#### Notes:

 $^{(1)}$ Pulsed: pulse duration = 300  $\mu s,$  duty cycle 1.5%

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
V (BR)GSO	Gate-source breakdown voltage	$I_{GS}=\pm 1$ mA, $I_{D}=0$ A	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.







400

.300

200

·100

.0

Qg(nC)

0.4

0.3

0.2

0.1

0

2

4

6



10

8

ID(A)

6

4

2

0

0 5 10 15 20 25 30

#### STFI15N95K5







57

#### **Electrical characteristics**

#### STFI15N95K5



DocID029528 Rev 1



## **3** Test circuits







57

DocID029528 Rev 1

9/13

## 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.1 I2PAKFP (TO-281) package information



Figure 21: I<sup>2</sup>PAKFP (TO-281) package outline



#### STFI15N95K5

5K5			Package information	
Table 10: I <sup>2</sup> PAKFP (TO-281) mechanical data				
5	mm			
Dim.	Min.	Тур.	Max.	
A	4.40		4.60	
В	2.50		2.70	
D	2.50		2.75	
D1	0.65		0.85	
E	0.45		0.70	
F	0.75		1.00	
F1			1.20	
G	4.95		5.20	
Н	10.00		10.40	
L1	21.00		23.00	
L2	13.20		14.10	
L3	10.55		10.85	
L4	2.70		3.20	
L5	0.85		1.25	
L6	7.50	7.60	7.70	



#### **Revision history** 5

Table 11: Document revision history

Date	Revision	Changes
29-Jul-2016	1	First release.



#### STFI15N95K5

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

