

# EPC2105 – Enhancement-Mode GaN Power Transistor Half-Bridge

$V_{DS}$ , 80 V

$R_{DS(on)}$ , 14.5 mΩ (Q1), 3.6 mΩ (Q2)


$I_D$ , 10 A (Q1), 40 A (Q2)



RoHS (Pb) Halogen-Free

Gallium Nitride's exceptionally high electron mobility and low temperature coefficient allows very low  $R_{DS(on)}$ , while its lateral device structure and majority carrier diode provide exceptionally low  $Q_G$  and zero  $Q_{RR}$ . The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.

Maximum Ratings				
DEVICE	PARAMETER		VALUE	UNIT
Q1	$V_{DS}$	Drain-to-Source Voltage (Continuous)	80	V
		Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	96	
	$I_D$	Continuous ( $T_A = 25^\circ\text{C}$ , $R_{\theta JA} = 45^\circ\text{C}/\text{W}$ )	10	A
		Pulsed ( $25^\circ\text{C}$ , $T_{PULSE} = 300 \mu\text{s}$ )	70	
	$V_{GS}$	Gate-to-Source Voltage	6	V
		Gate-to-Source Voltage	-4	
Q2	$V_{DS}$	Operating Temperature	-40 to 150	$^\circ\text{C}$
		Storage Temperature	-40 to 150	
	$I_D$	Drain-to-Source Voltage (Continuous)	80	V
		Drain-to-Source Voltage (up to 10,000 5 ms pulses at 150°C)	96	
	$V_{GS}$	Continuous ( $T_A = 25^\circ\text{C}$ , $R_{\theta JA} = 11^\circ\text{C}/\text{W}$ )	40	A
		Pulsed ( $25^\circ\text{C}$ , $T_{PULSE} = 300 \mu\text{s}$ )	300	
	$T_J$	Gate-to-Source Voltage	6	V
		Gate-to-Source Voltage	-4	
	$T_{STG}$	Operating Temperature	-40 to 150	$^\circ\text{C}$
		Storage Temperature	-40 to 150	



**EPC2105** eGaN® ICs are supplied only in passivated die form with solder bumps  
Die Size: 6.05 mm x 2.3 mm

## Applications

- High Frequency DC-DC

## Benefits

- High Frequency Operation
- Ultra High Efficiency
- High Density Footprint







Thermal Characteristics				
	PARAMETER		TYP	UNIT
Q1	$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	0.4	$^\circ\text{C}/\text{W}$
	$R_{\theta JB}$	Thermal Resistance, Junction-to-Board	2.5	
	$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	42	







Note 1:  $R_{\theta JA}$  is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.  
See [https://epc-co.com/epc/documents/product-training/Appnote\\_Thermal\\_Performance\\_of\\_eGaN\\_FETs.pdf](https://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf) for details







Static Characteristics ( $T_j = 25^\circ\text{C}$ unless otherwise stated)							
DEVICE	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Q1	$\text{BV}_{\text{DSS}}$	Drain-to-Source Voltage	$V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = 0.3 \text{ mA}$	80			V
	$I_{\text{DSS}}$	Drain-Source Leakage	$V_{\text{DS}} = 64 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		0.003	0.2	mA
	$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	$V_{\text{GS}} = 5 \text{ V}$		0.005	2.5	mA
		Gate-to-Source Reverse Leakage	$V_{\text{GS}} = -4 \text{ V}$		0.003	0.2	mA
	$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 2.5 \text{ mA}$	0.8	1.3	2.5	V
	$R_{\text{DS(on)}}$	Drain-Source On Resistance	$V_{\text{GS}} = 5 \text{ V}, I_{\text{D}} = 20 \text{ A}$		10	14.5	$\text{m}\Omega$
Q2	$V_{\text{SD}}$	Source-Drain Forward Voltage	$I_{\text{S}} = 0.5 \text{ A}, V_{\text{GS}} = 0 \text{ V}$		1.7		V
	$\text{BV}_{\text{DSS}}$	Drain-to-Source Voltage	$V_{\text{GS}} = 0 \text{ V}, I_{\text{D}} = 0.75 \text{ mA}$	80			V
	$I_{\text{DSS}}$	Drain-Source Leakage	$V_{\text{DS}} = 64 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		0.01	0.55	mA
	$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	$V_{\text{GS}} = 5 \text{ V}$		0.02	9	mA
		Gate-to-Source Reverse Leakage	$V_{\text{GS}} = -4 \text{ V}$		0.01	0.55	mA
	$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = 10 \text{ mA}$	0.8	1.3	2.5	V
Q1	$R_{\text{DS(on)}}$	Drain-Source On Resistance	$V_{\text{GS}} = 5 \text{ V}, I_{\text{D}} = 20 \text{ A}$		2.4	3.6	$\text{m}\Omega$
	$V_{\text{SD}}$	Source-Drain Forward Voltage	$I_{\text{S}} = 0.5 \text{ A}, V_{\text{GS}} = 0 \text{ V}$		1.5		V
	$C_{\text{ISS}}$	Input Capacitance	$V_{\text{DS}} = 40 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		300	360	pF
	$C_{\text{RSS}}$	Reverse Transfer Capacitance			3		
	$C_{\text{OSS}}$	Output Capacitance			170	255	
	$C_{\text{OSS(ER)}}$	Effective Output Capacitance, Energy Related (Note 2)	$V_{\text{DS}} = 0 \text{ to } 40 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		215		
	$C_{\text{OSS(TR)}}$	Effective Output Capacitance, Time Related (Note 3)			269		
	$Q_{\text{G}}$	Total Gate Charge			2.7	3.5	
Q2	$Q_{\text{GS}}$	Gate-to-Source Charge	$V_{\text{DS}} = 40 \text{ V}, I_{\text{D}} = 20 \text{ A}$		0.9		nC
	$Q_{\text{GD}}$	Gate-to-Drain Charge			0.5		
	$Q_{\text{G(TH)}}$	Gate Charge at Threshold			0.6		
	$Q_{\text{OSS}}$	Output Charge	$V_{\text{DS}} = 40 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		11	17	
	$Q_{\text{RR}}$	Source-Drain Recovery Charge			0		
	$C_{\text{ISS}}$	Input Capacitance	$V_{\text{DS}} = 40 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		1170	1410	pF
	$C_{\text{RSS}}$	Reverse Transfer Capacitance			12		
	$C_{\text{OSS}}$	Output Capacitance			780	1170	
Q1	$C_{\text{OSS(ER)}}$	Effective Output Capacitance, Energy Related (Note 2)	$V_{\text{DS}} = 0 \text{ to } 40 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		1000		
	$C_{\text{OSS(TR)}}$	Effective Output Capacitance, Time Related (Note 3)			1270		
	$Q_{\text{G}}$	Total Gate Charge			11	15	
	$Q_{\text{GS}}$	Gate-to-Source Charge	$V_{\text{DS}} = 40 \text{ V}, I_{\text{D}} = 20 \text{ A}$		3		
	$Q_{\text{GD}}$	Gate-to-Drain Charge			2.1		
	$Q_{\text{G(TH)}}$	Gate Charge at Threshold			2		
	$Q_{\text{OSS}}$	Output Charge	$V_{\text{DS}} = 40 \text{ V}, V_{\text{GS}} = 0 \text{ V}$		51	77	
	$Q_{\text{RR}}$	Source-Drain Recovery Charge			0		

Note 2:  $C_{\text{OSS(ER)}}$  is a fixed capacitance that gives the same stored energy as  $C_{\text{OSS}}$  while  $V_{\text{DS}}$  is rising from 0 to 50%  $\text{BV}_{\text{DSS}}$ .


Note 3:  $C_{\text{OSS(TR)}}$  is a fixed capacitance that gives the same charging time as  $C_{\text{OSS}}$  while  $V_{\text{DS}}$  is rising from 0 to 50%  $\text{BV}_{\text{DSS}}$ .

**Figure 1a (Q1): Typical Output Characteristics at 25°C****Figure 1b (Q2): Typical Output Characteristics at 25°C****Figure 2a (Q1): Transfer Characteristics****Figure 2b (Q2): Transfer Characteristics****Figure 3a (Q1):  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents****Figure 3b (Q2):  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Drain Currents**


**Figure 4a (Q1):  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Temperatures****Figure 4b (Q2):  $R_{DS(on)}$  vs.  $V_{GS}$  for Various Temperatures****Figure 5a (Q1): Capacitance (Linear Scale)****Figure 5b (Q1): Capacitance (Log Scale)****Figure 5c (Q2): Capacitance (Linear Scale)****Figure 5d (Q2): Capacitance (Log Scale)**

**Figure 6a (Q1): Output Charge and  $C_{oss}$  Stored Energy****Figure 6b (Q2): Output Charge and  $C_{oss}$  Stored Energy****Figure 7a (Q1): Gate Charge****Figure 7b (Q2): Gate Charge****Figure 8a (Q1): Reverse Drain-Source Characteristics****Figure 8b (Q2): Reverse Drain-Source Characteristics**


**Figure 9a (Q1):**  
Normalized On-State Resistance vs. Temperature




**Figure 9b (Q2):**  
Normalized On-State Resistance vs. Temperature




**Figure 10a (Q1):**  
Normalized Threshold Voltage vs. Temperature




**Figure 10b (Q2):**  
Normalized Threshold Voltage vs. Temperature




**Figure 11a (Q1): Safe Operating Area**




**Figure 11b (Q2): Safe Operating Area**




**Figure 12a**  
Transient Thermal Response Curves



**Figure 12b**  
Transient Thermal Response Curves





**Figure 13**  
Typical Application Circuit



## TAPE AND REEL CONFIGURATION

8 mm pitch, 12 mm wide tape on 7" reel




EPC2105 (Note 1)	Dimension (mm)		
	Target	MIN	MAX
a	12.00	11.90	12.30
b	1.75	1.65	1.85
c (Note 2)	5.50	5.45	5.55
d	4.00	3.90	4.10
e	8.00	7.90	8.10
f (Note 2)	2.00	1.95	2.05
g	1.50	1.50	1.60
h	1.50	1.50	1.75

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard.

Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket, not the pocket hole.


## DIE MARKINGS



Part Number	Laser Markings		
	Part # Marking Line 1	Lot Date Code Marking Line 2	Lot Date Code Marking Line 3
EPC2105	2105	YYYY	ZZZZ

**DIE OUTLINE**

Solder Bump View




DIM	MIN	Nominal	MAX
A	6020	6050	6080
B	2270	2300	2330
c	400	400	400
d	450	450	450
e	210	225	240
f	187	208	240

Pad 2 is Gate1 (high side); Pad 4 is Gate2 (low side);  
Pad 3 is HS Gate Return;


Pads 5, 12, 13, 14, 15, 22, 23, 24, 25, 32, 33, 34, 35, 42, 43, 44, 45, 52, 53, 54, 55, 62, 63, 64, 65, 72, 73, 74, 75 are Ground;

Pads 1, 11, 21, 31, 41, 51, 61, 71 are  $V_{IN}$ ;

Pads 6, 7, 8, 9, 10, 16, 17, 18, 19, 20, 26, 27, 28, 29, 30, 36, 37, 38, 39, 40, 46, 47, 48, 49, 50, 56, 57, 58, 59, 60, 66, 67, 68, 69, 70 are Switch Node

**RECOMMENDED LAND PATTERN**(measurements in  $\mu\text{m}$ )

The land pattern is solder mask defined.  
Suggest SMD Pads at 200 +20/-10  $\mu\text{m}$ .  
190  $\mu\text{m}$  minimum.

**RECOMMENDED STENCIL DRAWING**(measurements in  $\mu\text{m}$ )

Recommended stencil should be 4 mil (100  $\mu\text{m}$ ) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder,  
reference 88.5% metals content.

Additional assembly resources available at:  
[https://epc-co.com/epc/DesignSupport/  
AssemblyBasics.aspx](https://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx)

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.  
EPC Patent Listing: [epc-co.com/epc/AboutEPC/Patents.aspx](https://epc-co.com/epc/AboutEPC/Patents.aspx)

Information subject to  
change without notice.

Revised June, 2020