MOSFET - N-Channel

600 V, 47 A, 79 m Ω

FCH47N60-F085

Description

SUPERFET® is ON Semiconductor's proprietary new generation of high voltage MOSFETs utilizing an advanced charge balance mechanism for outstanding low on–resistance and lower gate charge performance.

This advanced technology has been tailored to minimize conduction loss, provide superior switching performance, and withstand extreme dv/dt rate and higher avalanche energy.

Consequently, SUPERFET is suitable for various automotive DC/DC power conversion.

Features

- Typical $r_{DS(on)} = 64 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 47 \text{ A}$
- Typical $Q_{g(tot)} = 187 \text{ nC}$ at $V_{GS} = 10 \text{ V}$, $I_D = 47 \text{ A}$
- UIS Capability
- Qualified to AEC Q101 and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant

Applications


- Automotive On Board Charger
- Automotive DC/DC Converter for HEV




ON Semiconductor®

www.onsemi.com

V _{DSS}	R _{DS(ON)} MAX	I _D MAX	
600 V	79 mΩ	47 A	




N-Channel MOSFET



TO-247 CASE 340CK

MARKING DIAGRAM



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Data Code (Year & Week)

&K = Lot Code

FCH47N60 = Specific Device Code

ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

MAXIMUM RATINGS ($T_C = 25$ °C, unless otherwise specified)

Symbol	Parameter		Ratings	Unit
V _{DSS}	Drain to Source Voltage		600	V
V _{GS}	Gate to Source Voltage		±30	V
I _D	Drain Current - Continuous (V _{GS} = 10) (Note 1)	T _C = 25°C	47	А
	Pulsed Drain Current	T _C = 25°C	See Fig. 4]
E _{AS}	Single Pulsed Avalanche Rating (Note 2)		810	mJ
P _D	Power Dissipation		417	W
	Derate above 25°C		3.3	W/°C
T _J , T _{STG}	Operating and Storage Temperature		-55 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Current is limited by bondwire configuration.
- 2. Starting $T_J = 25^{\circ}C$, L = 5 mH, $I_{AS} = 18$ A, $V_{DD} = 100$ V during inductor charging and $V_{DD} = 0$ V during time in avalanche. 3. $R_{\theta JA}$ is the sum of the junction–to–case and case–to–ambient thermal resistance, where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design, while $R_{\theta JA}$ is determined by the board design. The maximum rating presented here is based on mounting on a 1 in² pad of 2oz copper.

THERMAL CHARACTERISTICS

Symbol	Parameter	Ratings	Unit
$R_{ hetaJC}$	Thermal Resistance Junction to Case	0.3	°C/W
$R_{ hetaJA}$	Maximum Thermal Resistance Junction to Ambient (Note 3)	50	

PACKAGE MARKING AND ORDERING INFORMATION


Device	Device Marking	Package	Reel Size	Tape Width	Quantity
FCH47N60-F085	FCH47N60	TO-247-3LD	-	-	30 Units

ELECTRICAL CHARACTERISTICS (T_{.I} = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARAC	TERISTICS			•		
B _{VDSS}	Drain to Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	600	_	_	V
I _{DSS}	Drain to Source Leakage Current	V _{DS} = 600 V, V _{GS} = 0 V, T _J = 25°C	-	1 –	1	μΑ
		$V_{DS} = 600 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 150^{\circ}\text{C}$ (Note 4)	-	-	1	mA
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±30 V	_	_	±100	nA
ON CHARACT	TERISTICS				•	
V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	3	4	5	V
r _{DS(on)}	Drain to Source On Resistance	V _{GS} = 10 V, I _D = 47 A, T _J = 25°C	-	64	79	mΩ
		V_{GS} = 10 V, I_{D} = 47 A, T_{J} = 150°C (Note 4)	-	180	223	mΩ
DYNAMIC CH	ARACTERISTICS				•	
C _{iss}	Input Capacitance	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	-	5900	8000	pF
C _{oss}	Output Capacitance		-	3200	4200	pF
C _{rss}	Reverse Transfer Capacitance		-	177	_	pF
Rg	Gate Resistance	f = 1 MHz	-	1	_	Ω
Q _{g(TOT)}	Total Gate Charge at 10 V	$V_{GS} = 0$ to 10 V, $V_{DD} = 300$ V, $I_D = 47$ A	-	187	250	nC
Q _{g(th)}	Threshold Gate Charge	V_{GS} = 0 to 2 V, V_{DD} = 300 V, I_D = 47 A	-	12	18	nC
Q_{gs}	Gate to Source Gate Charge	V _{DD} = 300 V, I _D = 47 A	-	40	-	nC
Q _{gd}	Gate to Drain "Miller" Charge		-	81	_	nC
SWITCHING C	CHARACTERISTICS					
t _{on}	Turn-On Time	$V_{DD} = 380 \text{ V}, I_D = 47 \text{ A},$	-	_	410	ns
t _{d(on)}	Turn-On Delay Time	V_{GS} = 10 V, R_{G} = 25 Ω	-	110	_	ns
t _r	Rise Time		-	160	_	ns
t _{d(off)}	Turn-Off Delay Time		-	540	_	ns
t _f	Fall Time		-	125	_	ns
t _{off}	Turn-Off Time		-	_	1000	ns
DRAIN-SOUR	ICE DIODE CHARACTERISTICS					
V _{SD}	Source to Drain Diode Voltage	I _{SD} = 47 A, V _{GS} = 0 V	-	_	1.4	V
		I _{SD} = 23.5 A, V _{GS} = 0 V	-	-	1.25	V
T _{rr}	Reverse Recovery Time	I _F = 47 A, dI _{SD} /dt = 100 A/μs, V _{DD} = 480 V	-	683	800	ns
Q _{rr}	Reverse Recovery Charge		-	21	28	μC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. The maximum value is specified by design at $T_J = 150^{\circ}$ C. Product is not tested to this condition in production.

TYPICAL CHARACTERISTICS



50 V_{GS} = 10 V V_{GS} = 10 V V_{GS} = 10 V V_{GS} = 10 V V_{GS} = 10 V

Figure 1. Normalized Power Dissipation vs. Case Temperature

Figure 2. Maximum Continuous Drain Current vs. Case Temperature




Figure 3. Normalized Maximum Transient Thermal Impedance




Figure 4. Peak Current Capability

TYPICAL CHARACTERISTICS (continued)




Figure 5. Forward Bias Safe Operating Area




Figure 6. Transfer Characteristics




Figure 7. Forward Diode Characteristics




Figure 8. Saturation Characteristics




Figure 9. Saturation Characteristics




Figure 10. R_{DSON} vs. Gate Voltage

TYPICAL CHARACTERISTICS (continued)




Figure 11. Normalized R_{DSON} vs. Junction Temperature




Figure 13. Normalized Drain to Source Breakdown Voltage vs. Junction Temperature




Figure 15. Gate Charge vs. Gate to Source Voltage




Figure 12. Normalized Gate Threshold Voltage vs. Temperature





Figure 14. Capacitance vs. Drain to Source Voltage

SUPERFET is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

TO-247-3LD SHORT LEAD

CASE 340CK ISSUE A





- A. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- B. ALL DIMENSIONS ARE IN MILLIMETERS.
- C. DRAWING CONFORMS TO ASME Y14.5 2009.
- D. DIMENSION A1 TO BE MEASURED IN THE REGION DEFINED BY L1.
- E. LEAD FINISH IS UNCONTROLLED IN THE REGION DEFINED BY L1.

GENERIC MARKING DIAGRAM*



XXXX = Specific Device Code


A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot Code

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



DIM	MIL	LIMET	ERS
DIIVI	MIN	NOM	MAX
Α	4.58	4.70	4.82
A1	2.20	2.40	2.60
A2	1.40	1.50	1.60
b	1.17	1.26	1.35
b2	1.53	1.65	1.77
b4	2.42	2.54	2.66
С	0.51	0.61	0.71
D	20.32	20.57	20.82
D1	13.08	~	~
D2	0.51	0.93	1.35
E	15.37	15.62	15.87
E1	12.81	~	~
E2	4.96	5.08	5.20
е	~	5.56	~
L	15.75	16.00	16.25
L1	3.69	3.81	3.93
ØΡ	3.51	3.58	3.65
Ø P1	6.60	6.80	7.00
Q	5.34	5.46	5.58
S	5.34	5.46	5.58

DOCUMENT NUMBER:	98AON13851G	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-247-3LD SHORT LEAD		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales